aboutsummaryrefslogtreecommitdiffstats
path: root/cad/p5-Verilog-Perl/Makefile
blob: 675c569794a7938837ec86d4d91f01d991cffd04 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
PORTNAME=	Verilog-Perl
PORTVERSION=	3.482
CATEGORIES=	cad perl5
MASTER_SITES=	CPAN
PKGNAMEPREFIX=	p5-

MAINTAINER=	otacilio.neto@bsd.com.br
COMMENT=	Building point for Verilog support in the Perl language
WWW=		https://www.veripool.org/wiki/verilog-perl/ \
		https://github.com/veripool/verilog-perl/

LICENSE=	ART20 LGPL3
LICENSE_COMB=	dual
LICENSE_FILE_ART20=	${WRKSRC}/COPYING

USES=		bison:wrapper gmake perl5
USE_PERL5=	configure
CONFIGURE_ENV=	CC=${CC} \
		CPP=${CPP} \
		CXX=${CXX}

post-install:
	@${STRIP_CMD} ${STAGEDIR}${PREFIX}/${SITE_ARCH_REL}/auto/Verilog/Parser/*.so
	@${STRIP_CMD} ${STAGEDIR}${PREFIX}/${SITE_ARCH_REL}/auto/Verilog/Preproc/*.so

.include <bsd.port.mk>