diff options
| author | Lexi Winter <ivy@FreeBSD.org> | 2025-12-01 03:19:41 +0000 |
|---|---|---|
| committer | Lexi Winter <ivy@FreeBSD.org> | 2025-12-01 03:19:41 +0000 |
| commit | 2e80774d0b20d167bc0a9e2b63dafbfb171c0d22 (patch) | |
| tree | 25f0138e1af8902b92dacc8cce09b267447c17db /cad/py-verilog-parser | |
| parent | f85f2b2d6e5b7ed869376eb4b180c3a74a5c5da9 (diff) | |
| parent | 1a30da80670973368b399f2b01fe9c04b91a1273 (diff) | |
Merge remote-tracking branch 'freebsd/main' into lf/mainlf/main
Diffstat (limited to 'cad/py-verilog-parser')
| -rw-r--r-- | cad/py-verilog-parser/Makefile | 22 | ||||
| -rw-r--r-- | cad/py-verilog-parser/distinfo | 3 | ||||
| -rw-r--r-- | cad/py-verilog-parser/pkg-descr | 3 |
3 files changed, 28 insertions, 0 deletions
diff --git a/cad/py-verilog-parser/Makefile b/cad/py-verilog-parser/Makefile new file mode 100644 index 000000000000..fc80dfa1d142 --- /dev/null +++ b/cad/py-verilog-parser/Makefile @@ -0,0 +1,22 @@ +PORTNAME= verilog_parser +DISTVERSION= 0.0.7 +CATEGORIES= cad python +MASTER_SITES= PYPI +PKGNAMEPREFIX= ${PYTHON_PKGNAMEPREFIX} + +MAINTAINER= spaciouscoder78@disroot.org +COMMENT= Lark-based parser for structural Verilog netlists +WWW= https://codeberg.org/tok/py-verilog-parser + +LICENSE= AGPLv3+ + +BUILD_DEPENDS= ${PY_SETUPTOOLS} \ + ${PYTHON_PKGNAMEPREFIX}lark>=1.2.2<2:devel/py-lark@${PY_FLAVOR} \ + ${PYTHON_PKGNAMEPREFIX}wheel>=0.45.1:devel/py-wheel@${PY_FLAVOR} + +USES= python +USE_PYTHON= autoplist pep517 + +NO_ARCH= yes + +.include <bsd.port.mk> diff --git a/cad/py-verilog-parser/distinfo b/cad/py-verilog-parser/distinfo new file mode 100644 index 000000000000..7a375cc4cb10 --- /dev/null +++ b/cad/py-verilog-parser/distinfo @@ -0,0 +1,3 @@ +TIMESTAMP = 1760924808 +SHA256 (verilog_parser-0.0.7.tar.gz) = dbe6db18bc74398fa481ca373205818065cac2ac0e165886ce373b01bdf8e0f7 +SIZE (verilog_parser-0.0.7.tar.gz) = 7197 diff --git a/cad/py-verilog-parser/pkg-descr b/cad/py-verilog-parser/pkg-descr new file mode 100644 index 000000000000..24ea3cd3d8fb --- /dev/null +++ b/cad/py-verilog-parser/pkg-descr @@ -0,0 +1,3 @@ +Lark-based parser for Verilog netlists (structural Verilog without behavioral +statements). This is meant to be used to read netlists as generated by HDL logic +synthesizers such as Yosys. |